



# SC2021A Type-C/ PD and Dual DPDM Fast Charge Controller

## 1 Description

SC2021A is a Type-C / PD and DPDM fast charge controller. It complies with the latest Type-C and PD 3.0 standards and supports the proprietary high voltage fast charge protocols with dual DPDM interfaces. It targets for the wall adapters, travel adapters and car chargers.

SC2021A minimizes external components by integrating USB PD baseband PHY, Type-C detection, dual DPDM PHYs, VBUS discharging paths, VCONN supply, programmable feedback compensation, voltage and current sense, 10-bit high performance ADC, dual 10-bit DACs, NMOS gate driver, I2C interface and protection circuits. It contains a 32-bit high performance micro-controller core with 32kByte MTP ROM and 2.5kByte RAM, which provides cost effective solutions to many applications.

SC2021A supports various protection mechanisms including Over Voltage Protection (OVP), Under Voltage Protection (UVP), Over Current Protection (OCP), Short Circuit Protection (SCP), Over Temperature Protection (OTP), DPDM Over Voltage Protection (DPDM OVP), CC Over Voltage Protection (CCOVP), VCONN Over Voltage (VCONN OVP), VCONN Over Current (VCONN OCP) and VCONN Short Protection (VCONN SCP), so to effectively ensure stable and reliable operation of system.

The SC2021A is available in 32-pin QFN package.

## 2 Features

- **USB Type-C**
  - Support Type-C DFP protocols
  - Configurable resistor R<sub>P</sub>
- **USB Power Delivery**
  - Support DFP USB PD 3.0 with PPS
  - Hardware BMC transmitter and receiver
  - Full feature physical layer
  - Hardware CRC
  - Hardware reset
  - Integrate PD 3.0 protocol engine
  - Integrate VCONN and support SOP' for e-marker
- **Dual DPDM Fast Charging Interfaces**
  - Integrate 2x firmware controlled DPDM interfaces
  - Support Apple charging, BC1.2, DCP, HVDCP, FC, AFC, FCP, SCP, VOOC, UART, I2C and other proprietary charging protocols
- **Power**
  - Wide operation range: 3.05V to 22V (26V tolerant)
  - Integrate programmable feedback compensation
- **MCU Subsystem**
  - Integrated 32-bit high performance MCU core
- **Analog Block**
  - 32kByte MTP and 2.5kByte RAM
  - Reserve independent space for storing chip ID code
  - Support UART, I2C and multiple I/Os
  - Support sleep mode
  - Support OPTO interface for adapter
  - Support FB interface for car charger
  - Dual DACs for CC/CV loop.
  - 10-bit ADC to monitor the voltage / current / DPDM/ other signals
  - Integrated high side current sense amplifier
  - Integrated NMOS gate driver
  - Integrated VBUS discharging paths
  - Integrated temperature sense module
- **Protections**
  - 26V tolerant for CC1 and CC2
  - 12V tolerant for DP and DM
  - On chip OVP, UVP, SCP, VCONN OVP, VCONN OCP, VCONN SCP, OTP, DPDM OVP, CC OVP
- **Package**
  - 32-pin QFN, 4mm x 4mm x 0.75mm

## 3 Applications

- Wall adapters
- Travel adapters
- Car chargers


## 4 Device Information

Part Number	Package	Body Size
SC2021AQDER	QFN32	4mm x 4mm x 0.75mm




### 5 Typical Application Diagram

#### QFN-32 Application-1 Diagram




#### QFN-32 Application-2 Diagram





6 Terminal Configuration and Functions

TOP VIEW of SC2021A (QFN-32)



TERMINAL		I/O	DESCRIPTION
NUMBER	NAME		
1	NC	-	No connect
2	VSS	I/O	Ground of IC
3	VDD5V	O	Output of 5V LDO. Provide power supply for internal circuits. Connect a 2.2uF capacitor to ground
4	OPTO	I	Current sink output for optocoupler connection
5	FBS	I	This pin is used to set the bias current when FB control is used to adjust the output voltage of power IC. Connect a resistor between this pin and ground. Leave this pin floating if FB control is not used
6	FB	I	If FB control is adopted to adjust the output voltage of the power IC, connect this pin to the feedback divider of the power IC. If FB control is not adopted, leave this pin floating or use this pin as GPIO
7	AD0	I	A/D converter input channel 0
	PDO1	I	Power data object setting pin1. Connect a resistor from this pin to ground for firmware setting the output voltage



	TMR0	O	Timer0 output. When configured as timer0 output, this pin shall toggle once timer0 counter counts to zero
	P0	I/O	General purpose IO
8	SCL_M	O	I2C master interface clock line
	SCL_S	O	I2C slave interface clock line
	TX	O	Transmit port when configure as UART interface
	P1	I/O	General purpose IO
9	SDA_M	I/O	I2C master interface data line
	SDA_S	I/O	I2C slave interface data line
	RX	I	Receive port when configure as UART interface
	P2	I/O	General purpose IO
10	COMP	I/O	If FB control is adopted to adjust the output voltage of the power IC, connect a capacitor to this pin to compensate CC loop
11	SCL_S	I	I2C slave interface clock
	P3	I/O	General purpose IO
12	SDA_S	I/O	I2C slave interface data
	P4	I/O	General purpose IO
13	AD1	I	A/D converter input channel 0
	PDO2	I	Power data object setting pin2. Connect a resistor from this pin to ground for firmware setting the output power
	RX	I	Receive data in when configure as UART interface
	TMR1	O	Timer1 output. When configured as timer1 output, this pin shall toggle once timer1 counter counts to zero
	P5	I/O	General purpose IO
14	EA_VFB	I/O	Constant voltage loop EA compensation pin
15	AD2	I	A/D converter input channel 0
	TX	O	Transmit when configure as UART interface
	P6	I/O	General purpose IO
16	EA_IFB	I/O	Constant current loop EA compensation pin
17	SWDIO	I/O	Debug data line



	TMR1	O	Timer1 output. When configured as timer1 output, this pin shall toggle once timer1 counter counts to zero
	P7	I/O	General purpose IO
18	SWDCLK	I	Debug clock line
	P8	I/O	General purpose IO
19	P9	I/O	General purpose IO
20	DM2	I/O	DM line of fast charging interface 2
21	DP2	I/O	DP line of fast charging interface 2
22	P10	I/O	General purpose IO
23	VBUSA	I	Connected to the VBUS line of the USB-A port. It can discharge the output capacitor and could be used to sense VBUS voltage of USB-A port
24	DM1	I/O	DM line of fast charging interface 1
25	DP1	I/O	DP line of fast charging interface 1
26	CC2	I/O	Type-C configure channel2. It also supports VCONN output
27	CC1	I/O	Type-C configure channel1. It also supports VCONN output
28	VBUS_MON	I	Connected to the VBUS line of the USB Type-C port. It can discharge the output capacitor and could be used to sense VBUS voltage of Type-C port
29	NGATE	O	Load switch (NMOS) driver
30	SNSN	I	Negative input of the internal current sense amplifier. Connect to the high side current sense resistor for the Type-C port
31	SNSP	I	Positive input of the internal current sense amplifier. Connect to the high side current sense resistor for the Type-C port
32	VBUS_PWR	I	IC supply input. It supports more than 100mA discharging capability for the internal VBUS capacitor and could be used to sense VBUS voltage
33	Thermal Pad	-	Connect this pad to VSS



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	Unit	
Voltage range at terminals <sup>(2)</sup>	ISO_NGATE	-0.3	31	V	
	VBUS_PWR, VBUS_MON, SNSP, SNSN, CC1, CC2, OPTO, VBUSA	-0.3	26	V	
	DP1, DM1, DP2, DM2	-0.3	12	V	
	FB, AD0/PDO1/TMR0/P0, SCL_M/SCL_S/TX/P1, SDA_S/SDA_M/RX/P2, SCL_S/P3, SDA/P4, AD1/PDO2/RX/TMR1/P5, AD2/TX/P6, SWDIO/TMR1/P7, SWDCLK/TEST_SCL/P8, P9, P10, VDD5V, COMP, EA_VFB, EA_IFB, FBS	-0.3	5.5	V	
T <sub>j</sub>	Operating junction temperature range		-40	150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 7.2 Thermal Information

THERMAL RESISTANCE <sup>(1)</sup>		QFN-16 (4mmX4mm)	UNIT
θ <sub>JA</sub>	Junction to ambient thermal resistance	TBD	°C/W
θ <sub>JC</sub>	Junction to case thermal resistance	TBD	°C/W

### 7.3 Handling Ratings

PARAMETER	DEFINITION		MIN	MAX	UNIT
ESD <sup>(1)</sup>	Human body model (HBM) ESD stress voltage <sup>(2)</sup>	All pins	-2	2	kV
	Charged device model (CDM) ESD stress voltage <sup>(3)</sup>	All pins	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.4 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V <sub>VBUS_PWR</sub>	VBUS_PWR operation voltage	3.05		22	V
C <sub>VBUS_PWR</sub>	Bulk capacitor at VBUS_PWR pin			1600 <sup>(1)</sup>	μF
C <sub>VBUS_MON</sub>	Bulk capacitor at VBUS_MON pin	1		10	μF
C <sub>VDD5V</sub>	Capacitor at VDD5V pin	2.2			μF



R <sub>SNS</sub>	Sense resistor between CS+ and CS- pins	3	5	10	mΩ
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
T <sub>J</sub>	Operating junction temperature	-40		125	°C

(1) It is recommended to add external discharge circuit on VBUS\_PWR, if the bulk capacitance at VBUS\_PWR node is higher than 1600μF.



## 7.5 Electrical Characteristics

T<sub>J</sub>= 25°C unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE</b>						
V <sub>BUS_PWR</sub>	V <sub>BUS_PWR</sub> supply range		3.05		22	V
V <sub>BUS_PWR_POR</sub>	V <sub>BUS_PWR</sub> power on threshold	V <sub>BUS_PWR</sub> rising threshold		2.9	3.05	V
V <sub>BUS_PWR_UVLO</sub>	V <sub>BUS_PWR</sub> UVLO threshold	V <sub>BUS_PWR</sub> falling threshold	2.55	2.7		V
I <sub>q_ACT</sub>	Quiescent current in active mode	V <sub>BUS_PWR</sub> =5V, MCU core is active		12		mA
I <sub>q_SBY</sub>	Quiescent current in standby mode	V <sub>BUS_PWR</sub> =5V, standby mode, digital DPDM module wakes up, all analog peripherals enabled		2		mA
I <sub>q_SLEEP</sub>	Quiescent current in sleep mode	Control loop disabled, MCU and peripherals all disabled except CC		160	200	μA
<b>5V LDO</b>						
V <sub>LDO_5V</sub>	5V LDO regulation voltage	V <sub>BUS_PWR</sub> = 5.5V~20V	4.9	5	5.1	V
V <sub>LDO_DROP</sub>	5V LDO drop out voltage	V <sub>BUS_PWR</sub> -V <sub>LDO5V</sub> , I <sub>OUT</sub> = 50 mA			150	mV
I <sub>LDO_LIMIT</sub>	LDO current limit	V <sub>BUS_PWR</sub> = 5V	90	100	120	mA
<b>DISCHARGE</b>						
I <sub>DIS_VBUS_PWR</sub>	Discharging current at V <sub>BUS_PWR</sub>	Register-Programmable	25		150	mA
R <sub>DCHG_VBUS_MON</sub>	Discharging resistor at V <sub>BUS_MON</sub>			1	1.4	kΩ
R <sub>DCHG_VBUSA</sub>	Discharging resistor at VBUSA			1	1.4	kΩ
<b>NMOS GATE DRIVER</b>						
V <sub>DRV</sub>	Driving voltage	V <sub>GATE</sub> -V <sub>BUS_MON</sub> , V <sub>BUS_PWR</sub> ≥ 3.3V		5		V
V <sub>CLAMP_GS</sub>	Driver clamp voltage	V <sub>GATE</sub> -V <sub>BUS_MON</sub>		7		V
R <sub>DRIVE_UP</sub>	Driver pull up resistance	V <sub>BUS_PWR</sub> =5V, Register-Programmable	20		200	kΩ
<b>CURRENT SENSE</b>						
G <sub>CSNS</sub>	Gain of current sense amplifier	cs_sel_20x = 1	19.8	20	20.2	
		cs_sel_20x = 0	39.6	40	40.4	
V <sub>OCP</sub>	OCP threshold, calculated as I <sub>BUS</sub> *R <sub>SNS</sub>	cs_sel_vocp = 1		30	31	mV
		cs_sel_vocp = 0		36	37	mV
V <sub>OCP_DT</sub>	OCP deglitch time			1000		μs
G <sub>LINE_COMP</sub>		cs_ana_comp_clamp_dis = 1		0		





	VBUS output compensation respect to the output of CSNS amplifier	cs_ana_comp_clamp_dis = 0, cs_ana_comp_slop = 00b	1/4				
		cs_ana_comp_clamp_dis = 0, cs_ana_comp_slop = 01b	1/2				
		cs_ana_comp_clamp_dis = 0, cs_ana_comp_slop = 10b	7/12				
		cs_ana_comp_clamp_dis = 0, cs_ana_comp_slop = 11b	5/6				
V <sub>LINE_COMP_MAX</sub>	Max VBUS output voltage compensation		160	200	240	mV	
<b>ADC</b>							
V <sub>ADC_REF</sub>	Reference voltage for ADC		2.249	2.253	2.257	V	
N <sub>ADC</sub>	Resolution			10		Bits	
R <sub>SAMPLE</sub>	ADC sample rate	Register programmable	47.5	50	52.5	ksps	
			23.75	25	26.25	ksps	
			9.5	10	10.5	ksps	
			4.75	5	5.25	ksps	
K <sub>ADC_VBUS_PWR</sub>	Ratio from VBUS_PWR voltage sense		1/10				
K <sub>ADC_VBUS_MON</sub>	Ratio from VBUS_MON voltage sense		1/10				
K <sub>ADC_VBUSA</sub>	Ratio from VBUSA voltage sense		1/10				
K <sub>ADC_CSNS</sub>	Ratio from the output of current sense amplifier		1				
K <sub>ADC_DPDM</sub>	Ratio from DP1, DP2, DM1, DM2		1/4				
K <sub>ADC_VDD5V</sub>	Ratio from VDD5V		1/4				
K <sub>ADC_0_2</sub>	Ratio from ADC0, ADC1 or ADC2 voltage sense		1				
K <sub>ITC</sub>	Internal temperature sense coefficient		2.819			mV/°C	
V <sub>ITC_27°C</sub>	Internal temperature sense output at 27 °C		733.94			mV	
ADC <sub>VBUS_PWR</sub> , ADC <sub>VBUS_MON</sub> , ADC <sub>VBUSA</sub>	Range		3.0		22.46	V	
	LSB			22		mV	
	Error	VBUS = 3.3V ~ 9V		-50		50	mV
		VBUS = 9V ~ 21V		-100		100	mV
ADC <sub>DPX</sub> , ADC <sub>DMX</sub>	Range		0		8.983	V	
	LSB			8.78		mV	
	Error	Full range	-150		150	mV	



ADC <sub>ADx</sub> , ADC <sub>CSNS</sub>	Range		0	2.251	V	
	LSB		2.2		mV	
	Error	Full range	-5	5	mV	
INL	Integral non-linearity		-1.0	1.0	LSB	
DNL	Differential non-linearity		-1.0	1.0	LSB	
<b>OPTO CV-DAC and CC-DAC</b>						
R <sub>FB_VBUS_PWR</sub>	VBUS_PWR Divider Resistance	R <sub>UP</sub> + R <sub>DOWN</sub> on VBUS_PWR pin	2		MΩ	
K <sub>V</sub>	Ratio from VBUS_PWR to the input of ADC.	Ratio from VBUS_PWR to the input of ADC	1/10			
N <sub>DAC_CV</sub>	CV loop V <sub>REF</sub> resolution		10		Bits	
V <sub>BUS_PWR_ADJ_RANG</sub>	VBUS_PWR adjust range [1]		2	22.46	V	
V <sub>BUS_PWR_STEP_VOLT</sub>	VBUS_PWR adjust voltage per step		20		mV	
V <sub>DAC_ZERO_VOLT</sub>	VBUS_PWR voltage at VDAC code = 0 [1]		1960	2000	2040	mV
N <sub>DAC_CC</sub>	CC loop I <sub>REF</sub> resolution		10		Bits	
V <sub>REF_IDAC</sub>	IDAC reference voltage		1.2		V	
V <sub>REF_IDAC_STEP</sub>	IDAC step voltage		1.172		mV	
I <sub>REG_STEP</sub>	Current regulation per step	RSNS=5mΩ, GSNS = 40×	5.86		mA	
I <sub>VFB</sub>	Current capability from VFB pin		-16	16	μA	
I <sub>I FB</sub>	Current capability from IFB pin		-16	16	μA	
I <sub>OPTO</sub>	OPTO control loop current		2		mA	
<b>FB CV-DAC AND CC-DAC</b>						
V <sub>FB_VDAC_REF</sub>	FB regulator VDAC reference		1.024		V	
V <sub>FB_VDAC_STEP</sub>	FB VDAC step voltage		1		mV	
V <sub>BUS_PWR_STEP_VOLT_FB</sub>	VBUS_PWR adjust voltage per step via FB	R <sub>UP</sub> = 20×R <sub>FBS</sub>	20		mV	
I <sub>FB_SRC</sub>	FB source capability	FB = 2.5V	400		μA	
I <sub>FB_SNK</sub>	FB sink capability	FB = 0.8V	400		μA	
V <sub>DCDC_IDAC_REF</sub>	DCDC regulator IDAC reference		2.244	2.248	2.252	mV
I <sub>FB_REG_STEP</sub>	Output current regulation per step by DCDC IDAC		10.98		mA	
I <sub>COMP</sub>	Current capability from COMP pin		-4	2	μA	
<b>VBUS OVP and UVP</b>						
V <sub>BUS_PWR_OVP</sub>	VBUS_PWR OVP rising threshold	fb_sel_uvp_th = 01b	105	110	115	%
		fb_sel_uvp_th = 10b	110	115	121	%



		fb_sel_uvp_th = 11b	115	120	125	%
V <sub>BUS_OVP_HYS</sub>	VBUS_PWR OVP threshold hysteresis, respect to VDAC setting			0	5	%
t <sub>VBUS_PWR_OVP</sub>	VBUS_PWR over-voltage deglitch time	ovp_dgl_sel = 0		4		μs
		ovp_dgl_sel = 1		40		μs
V <sub>BUS_PWR_UVP</sub>	VBUS_PWR UVP falling threshold	fb_sel_uvp_th = 01b	73	75	77	%
		fb_sel_uvp_th = 10b	82	85	88	%
		fb_sel_uvp_th = 11b	91	95	99	%
V <sub>BUS_UVP_HYS</sub>	VBUS_PWR UVP threshold hysteresis, respect to VDAC setting			0	3	%
t <sub>VBUS_PWR_OVP</sub>	UVP deglitch time	uvp_dgl_sel = 0		4		μs
		uvp_dgl_sel = 1		40		μs
V <sub>BUS_SCP_TH</sub>	VBUS_PWR SCP threshold		3.1	3.2		V
t <sub>MON_SCP</sub>	VBUS_MON SCP deglitch time			0		μs
<b>TYPE-C/ PD PROTOCOLS</b>						
I <sub>CC_80μA</sub>	CC1/2 pull up current	CSRC_I = 00b	64	80	96	μA
I <sub>CC_180μA</sub>	CC1/2 pull up current	CSRC_I = 01b	165.6	180	194.4	μA
I <sub>CC_330μA</sub>	CC1/2 pull up current	CSRC_I = 10b	303.6	330	356.4	μA
R <sub>CC_open</sub>	CC1/2 open impedance	CC1/2 in disable status	126			kΩ
V <sub>CC_0P2_th_src</sub>	CC1/2 0.2V comparison threshold	CC1/2 as source	0.15	0.2	0.25	V
V <sub>CC_0P4_th_src</sub>	CC1/2 0.4V comparison threshold	CC1/2 as source	0.35	0.4	0.45	V
V <sub>CC_0P66_th_src</sub>	CC1/2 0.66V comparison threshold	CC1/2 as source	0.61	0.66	0.7	V
V <sub>CC_0P8_th_src</sub>	CC1/2 0.8V comparison threshold	CC1/2 as source	0.75	0.8	0.85	V
V <sub>CC_1P23_th_src</sub>	CC1/2 1.23V comparison threshold	CC1/2 as source	1.18	1.23	1.28	V
V <sub>CC_1P6_th_src</sub>	CC1/2 1.6V comparison threshold	CC1/2 as source	1.5	1.6	1.65	V
V <sub>CC_2P6_th_src</sub>	CC1/2 2.6V comparison threshold	CC1/2 as source	2.45	2.6	2.75	V
V <sub>TH_CCOVP_RISING</sub>	CCx OVP detection	CCOVP rising threshold		7.2		V
V <sub>TH_CCOVP_FALLING</sub>	CCx OVP release	CCOVP falling threshold		7.0		V
Z <sub>Driver</sub>	PD data Tx output impedance		33		75	Ω



V <sub>Swing</sub>	High level voltage for CC PD data		1.05	1.125	1.2	V
<b>VCONN SWITCH</b>						
V <sub>VCONN</sub>	VCONN input voltage		3		5.5	V
R <sub>VCONN</sub>	VCONN switch on resistance	LV ≥ 3.3V			40	Ω
I <sub>VCONN</sub>	VCONN current capability	VBUS_PWR = 5V		50		mA
I <sub>VCONN_OCP</sub>	VCONN over current	Rising threshold		70		mA
<b>DPDM PROTOCOL INTERFACES</b>						
R <sub>SHORT</sub>	DP DM short resistance	VBUS_PWR = 5V ~ 21V			40	Ω
V <sub>3.3V</sub>	DPDM 3.3V buffer output voltage	VBUS_PWR = 5V ~ 21V	3.2	3.3	3.4	V
V <sub>2.7V</sub>	DPDM 2.7V buffer output voltage	VBUS_PWR = 5V ~ 21V	2.6	2.7	2.8	V
V <sub>1.96V</sub>	DPDM 1.96V buffer output voltage	VBUS_PWR = 5V ~ 21V	1.9	2	2.1	V
V <sub>TH_3V</sub>	VTH3V comparator threshold at DPDM pin	VBUS_PWR = 5V ~ 21V	2.9	3	3.1	V
V <sub>TH_2.2V</sub>	VTH2.2V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 21V	2.1	2.2	2.3	V
V <sub>TH_1.35V</sub>	VTH1.35V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 21V	1.25	1.35	1.45	V
V <sub>TH_0.425V</sub>	VTH0.425V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 21V	0.35	0.425	0.5	V
V <sub>TH_0.325V</sub>	VTH0.325V comparator threshold at DPDM pin	VBUS_PWR = 3.3V ~ 21V	0.25	0.325	0.4	V
R <sub>OUT_30k</sub>	Output resistance of DP or DM buffer		24	30	36	kΩ
I <sub>OUT_0P6V</sub>	0.6V current capability, sink/BC1.2, DP/DM		250			μA
R <sub>DP/DM_DWN</sub>	DP/DM pull down resistance	source/HVDCP, DM	16	20	24	kΩ
R <sub>DP/DM_LKG</sub>	DP/DM leakage		300	500	800	kΩ
V <sub>DATA_HIGH</sub>	DP/DM data output high voltage	Slave data output high, VBUS ≥ 3.3V, data_high_sel = 0	3	3.3	3.6	V
		Slave data output high, VBUS ≥ 3.3V, data_high_sel = 1	1.6	1.8	2.0	V
V <sub>DATA_LOW</sub>	DP/DM data output low voltage	Slave data output low			0.2	V
I <sub>OH_DM_3P3V</sub>	3.3V current capability, DM		5			mA
V <sub>IH_TH</sub>	DPDM input data rising threshold	dpdm_in_refh_sel = 000b	0.7	0.8	0.86	V
		dpdm_in_refh_sel = 001b	1.1	1.2	1.3	V
		dpdm_in_refh_sel = 010b	1.3	1.4	1.5	V
		dpdm_in_refh_sel = 011b	1.7	1.8	1.9	V



		dpdm_in_refh_sel = 100b	1.8	1.9	2.0	V
		dpdm_in_refh_sel = 101b	2.0	2.1	2.2	V
		dpdm_in_refh_sel = 110b	2.2	2.3	2.4	V
		dpdm_in_refh_sel = 111b	2.4	2.5	2.6	V
V <sub>IL_TH</sub>	DPDM input data falling threshold	dpdm_in_refl_sel = 000b	0.5	0.6	0.7	V
		dpdm_in_refl_sel = 001b	0.9	1	1.1	V
		dpdm_in_refl_sel = 010b	1	1.1	1.2	V
		dpdm_in_refl_sel = 011b	1.4	1.5	1.6	V
		dpdm_in_refl_sel = 100b	1.7	1.8	1.9	V
		dpdm_in_refl_sel = 101b	1.8	1.9	2.0	V
		dpdm_in_refl_sel = 110b	2.1	2.2	2.3	V
		dpdm_in_refl_sel = 111b	2.2	2.3	2.4	V
V <sub>TH_DPDMOV</sub>	Source/DPDM OVP detection	DPDMOVP rising threshold	4.6	4.75	4.9	V
t <sub>DPDM_OVP</sub>	DPDM over-voltage deglitch time	dpdm_ovp_dgl_sel = 0		4		μs
		dpdm_ovp_dgl_sel = 1		40		μs
t <sub>DATA_RISING</sub>	Data output from low to high			0.3	1	μs
t <sub>DATA_FALLING</sub>	Data output from high to low			0.3	1	μs
t <sub>UI</sub>	Unit interval time		144	160	176	μs
t <sub>PING_ST</sub>	Adapter transmit slave ping duration time		2304	2560	2816	μs
t <sub>PING_SR</sub>	Adapter receive master ping duration		2304	2560	2816	μs
t <sub>PSR/t<sub>PST</sub></sub>	Ping received and transmit ratio		99	100	101	%
t <sub>AD</sub>	Terminal attach deglitch		450	500	550	μs
t <sub>DD</sub>	Terminal detach deglitch	dp_to_set = 00b	0.475	0.5	0.525	ms
		dp_to_set = 01b	0.95	1	1.05	ms
		dp_to_set = 10b	1.9	2	2.1	ms
		dp_to_set = 11b	3.8	4	4.2	ms
<b>PDO SETTING</b>						
V <sub>PDO_OPEN</sub>	PDO1/PDO2 open voltage		VDD5V			V
I <sub>NTC</sub>	PDO1/PDO2 bias current	Register programable	94	100	106	μA
		Register programable	18.8	20	21.2	
		Register programable		4	4.3	
<b>SYSTEM CLOCK</b>						
f <sub>HF_OSC</sub>	High frequency OSC		22.8	24	25.2	MHz
f <sub>LF_OSC</sub>	Low frequency OSC		475	500	525	kHz
<b>GPIO PINS</b>						



V <sub>IH_GPIO</sub>	Input voltage high threshold	VBUS_PWR = 3.3V ~ 21V, measured as VIO	0.7	V
V <sub>IL_GPIO</sub>	Input voltage low threshold	VBUS_PWR = 3.3V ~ 21V, measured as VIO	0.3	V
V <sub>OH_GPIO</sub>	Output high voltage	VBUS_PWR = 6V, apply 4mA sink current from IO pin to GND externally	4.5	V
V <sub>OL_GPIO</sub>	Output low voltage	VBUS_PWR = 6V, apply 10mA source current from VDD_5V to IO pin externally	0.5	V
V <sub>PU</sub>	Pull up resistor value at GPIO pin	VBUS_PWR = 3.3V ~ 21V	5.1	kΩ
V <sub>PD</sub>	Pull down resistor value at GPIO pin	VBUS_PWR = 3.3V ~ 21V	5.1	kΩ
<b>THERMAL SHUTDOWN</b>				
T <sub>TH</sub>	Thermal shutdown threshold (LDO), SC2021A will reset when junction temperature is over T <sub>TH</sub>	T <sub>TH</sub> rising	160 180	°C
T <sub>TH_HYS</sub>	Over temperature hysteresis	T <sub>J</sub> falling below T <sub>TH</sub> - T <sub>TH_HYS</sub> , SC2021A will restart.	15	°C

(1). It is recommended to set VDAC code at least 60 at 3.2V on VBUS.



## 8 Detailed Description

### 8.1 Power Supply

SC2021A contains an internal high-voltage LDO which supports wide input range. VBUS\_PWR is the power supply input pin of internal LDO. It converts voltage on VBUS\_PWR to 5V and supplies internal modules.

For applications, VBUS\_MON should be connected to the VBUS on USB port, and VBUS\_PWR should be connected to internal VBUS node. It is recommended to place a 1 $\mu$ F ceramic capacitor close to the VDD5V pin.

### 8.2 NMOS Gate Driver

The Type-C and USB PD specifications require the VBUS isolation implementation for the Type-C port. SC2021A provides NMOS gate driver to control the isolation MOSFET between the internal VBUS node and the Type-C port. The gate driver is controlled by register bit. The voltage VGS is clamp to 7V. The IC provides 4 different pull-up capabilities from 20k $\Omega$  to 200k $\Omega$  so to suit different MOSFETs.

### 8.3 VBUS Discharging Paths

The IC integrates VBUS discharging paths from VBUS\_MON VBUS\_PWR and VBUS\_A pins to ground respectively. These paths help drain the residual charge on the bulk capacitors to meet the application requirements. The typical equivalent impedance of discharge path on VBUS\_MON pin and VBUS\_A pin are 1k $\Omega$ . Discharging path on VBUS\_PWR pin is a constant current from 45mA to 150mA, which can be configured by registers. These discharge paths are activated at detachment or a lower VBUS voltage transition occurring. All discharging paths can be controlled by firmware.

### 8.4 ADC

In the Type-C, USB PD or other quick charge applications, it is necessary to monitor the VBUS voltage and current. The SC2021A integrates a 10-bit Successive Approximation Analog to Digital Converter (SAR ADC) with a reference voltage of 2.253V at a sampling rate from 5kHz to 50kHz.

The ADC supports 10-channel input as below. For VBUS\_MON VBUS\_PWR and VBUS\_A, an internal ratio of 1/10 is built in. The ratio of DPDM and VDD5V channel is 1/4.

The Internal Temperature Sense (ITS) unit converts the temperature to voltage. Users can get the die temperature by sampling the channel. The ratio of voltage to temperature

is 2.819mV/ $^{\circ}$ C and the output of ITS is 733.94mV at the temperature of 27 $^{\circ}$ C.


Table 1. ADC input channel

ADC_CH_SEL[3:0]	Input Signal	Note
0000	1/10 x VBUS_PWR	With 1/10 internal divider
0001	1/10 x VBUS_MON	With 1/10 internal divider
0010	VRSNS x 40 or 20	The gain of current sense amplifier can be set as 40 or 20
0010	1/4 x DPx or DMx	With 1/4 internal divider
0100	1/4 x VDD5V	With 1/4 internal divider
0101	AD2	
0110	AD1	
0111	AD0	
1000	ITS	Internal temperature sense
1001	1/10 x VBUS_A	With 1/10 internal divider

### 8.5 PDO Setting

SC2021A provides two ports to support external PDO setting. The PDO pin can source a bias current and can be configured as input of ADC channel. SC2021A broadcasts different source capabilities through CC or DPDM by detecting the resistors connected to PDO pins.

As shown in the figure, the PDO pins can be used for temperature detecting. Each of NTC pins source current on the R<sub>NTC</sub>, and the voltage can be sampled by 10-bit ADC. Source current can be configured as 100 $\mu$ A, 20 $\mu$ A or 4 $\mu$ A. The over-temperature protection will be triggered if the voltage is below an over-temperature protection threshold for a programmed time delay.





## 8.6 CV CC Control Loop for ACDC

SC2021A contains 2 DACs and 2 error amplifiers for OPTO pin to regulate output voltage and current. For voltage regulation, VDAC is a 10-bit DAC with internal 2.048V reference voltage. SC2021A supports at least 20mV per step for VBUS output voltage regulation. The adjust time ranges from 20  $\mu$ s to 250  $\mu$ s which can be set by firmware.

VBUS output regulation should be as the following equation.

$$V_{REG} = 2 + VDAC\ code * 0.020$$

For example, if VDAC code = 150, the output voltage  $V_{REG}$  = 5V.

SC2021A integrates a high side current sense amplifier for constant current regulation and output current sampling. The gain of the amplifier can be configured as 40 or 20. For 3mohm application, SC2021A supports up to 8A constant current regulation.

The IDAC is 10-bit with 1.2V reference. The regulation current ( $I_{REG}$ ) is decided by IDAC code, sense resistance ( $R_{SNS}$ ) and the gain of current sense amplifier ( $G_{SNS}$ ). The relationship between these parameters should be as follows.

$$I_{REG} = \frac{IDAC\ code \times 1.2}{(2^{10} \times R_{SNS} \times G_{SNS})}$$

For example, if  $R_{SNS}$  = 5m $\Omega$ ,  $G_{SNS}$  = 40, IDAC code = 512,  $I_{REG}$  = 3A.

## 8.7 CV CC Control Loop for DCDC

Generally, DCDC output voltage and current is controlled through the FB pin, so SC2021A integrates another set of voltage and current regulation for DCDC application.

SC2021A can source current or sink current to DCDC FB, which is equivalent to changing the voltage divider ratio of the feedback node. For voltage regulation, FBVDAC outputs voltage from 0 to 1023 mV. Each step corresponds to 1mV. Current magnitude is decided by the following equation, and direction is set by register.

$$I_{FB} = \frac{V_{FBVDAC}}{R_{FBS}}$$

The relationship between  $V_{FBVDAC}$  and DCDC output voltage is as follows.

$$V_{OUT} = \left(1 + \frac{R_{UP}}{R_{DWN}}\right) V_{REF} - \frac{V_{FBVDAC} \cdot R_{UP}}{R_{FBS}} \text{ (FB source current )}$$

$$V_{OUT} = \left(1 + \frac{R_{UP}}{R_{DWN}}\right) V_{REF} + \frac{V_{FBVDAC} \cdot R_{UP}}{R_{FBS}} \text{ (FB sink current )}$$

$V_{REF}$  is the reference voltage of power IC.  $R_{UP}$  and  $R_{DWN}$  are the resistor divider.  $R_{FBS}$  is the resistance between FBS pin and ground.

For current regulation, it is the same to ACDC application except the reference voltage. It is decided by the following equation.

$$I_{FBREG} = \frac{IDAC\ code \times 2.248}{(2^{10} \times R_{SNS} \times G_{SNS})}$$

For example, if  $R_{SNS}$  = 5m $\Omega$ ,  $G_{SNS}$  = 40, IDAC code = 512,  $I_{FBREG}$  = 5.62A.

## 8.8 DPDM Interface

The SC2021A contains 2 DPDM interfaces which can be configured as discharging out port (provider). The DPDM interfaces are available for USB-A port applications or Type-C port applications. It supports Apple-2.4A, BC1.2 DCP, HVDCP, FCP, SCP, VOOC and other proprietary fast charging protocols.

All of the DPDM pins can be configured flexible for different applications. SC2021A supports Apple-2.4A mode, which broadcasts 2.7V voltage on both DP and DM pins with 30kohm output impedance. If 2.4A mode advertisement on DPDM is enabled, it is recommended that VBUS should be able to supply at least 2.4A of current.

SC2021A can be also configured as a dedicated charging port (DCP), which complies with the BC1.2 specification. When DCP mode is enabled, SC2021A shorts DP and DM pin through a 20ohm resistor.

SC2021A supports HVDCP mode for some high voltage protocols. Under HVDCP mode, DPx and DMx can check the voltage by internal comparators or detect some proprietary fast charging protocols such as SCP, UART and I2C.

## 8.9 CC Interface

The IC can be configured as source only. It presents  $R_p$  on CC1 and CC2. CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable. Once an attachment is detected, the IC will apply VBUS voltage and broadcast source capabilities.

Current source presented on CC can be configured to 330 $\mu$ A, 180 $\mu$ A and 80 $\mu$ A. Each of the CC pins contains comparators to decide CC\_RD and CC\_RA attachment.





### 8.9.1 VCONN Switch

SC2021A features a more than 50mA VCONN power with a fixed Overcurrent Protection (OCP) of 70mA.

The IC supports electronically marked cables assembly for more than 3A power delivery. By default, passive cables support up to 3A. The IC can check the cable types through internal CC comparators. If an e-marker cable is detected, the IC supplies the cable with VCONN and communicates with it to check the cable current ratings. As a consequence, source power supply advertises any PDO if cable is identified as able to sustain such current. Refer to PD specification, the IC supports up to 5A power delivery application.

When VCONN switch is turned on, SC2021A will continuously monitor current on CC pin. If VCONN output current is above 70mA, VCONN over-current flag will be set, and VCONN switch can be turned off by firmware. SC2021A supports reverse current protection on VCONN switch to avoid damage if CC pin is short to VBUS.

When VCONN switch is turned on, the IC will continuously monitor current on CC pin. VCONN over-current flag will be set if VCONN output current is above 70mA. Once VCONN OCP is triggered, VCONN switch can be turned off by firmware. The IC supports reverse current protection on VCONN switch to avoid damage if CC pin is short to VBUS.

## 8.10 USB PD Protocol

The IC provides USB PD physical layer for PD protocols communication. The USB-PD Physical Layer consists of a transmitter and receiver that communicate BMC-encoded data over the CC channel based on the PD 3.0 standard. Once the insertion direction of Type-C port is detected by CC comparator, the IC can select either CC1 or CC2 channels to send and receive PD packets. All processes of PD communication are controlled by firmware.

## 8.11 Protections

### 8.11.1 OVP, UVP and SCP

The IC monitors the VBUS voltage in real time. Once the voltage exceeds the OVP threshold for a programmed time, the flag is set and an interrupt is generated automatically. It also monitors VBUS voltage for under-voltage protection (UVP). Once VBUS voltage drops below UVP threshold for a programmed time, the UVP flag is set and an interrupt is generated. Once voltage on VBUS drops below 3.2V, Short-Circuit Protection (SCP) will be triggered. An interrupt will be generated and the SCP flag will be set.

The OVP threshold, UVP threshold and the detection deglitch time can be configured through registers. The OVP threshold can be configured as 110%, 115% and 120% of the setting voltage, while UVP threshold can be configured as 75%, 85% and 95%. The deglitch time can be configured as 4  $\mu$ s or 40  $\mu$ s.

### 8.11.2 Protection for DPDM

The IC supports over-voltage protection of the DP/DM pin. Once it detects any of the DP and DM voltage exceeding 4.75V, the IC will report the over-voltage status and generate an interrupt.

### 8.11.3 Protection for CC

SC2021A continuously monitors CC voltage. Once CC over-voltage detected, SC2021A will launch CC Over-Voltage Protection (CC OVP). The CCOVP flag will be set if the voltage on CC1 or CC2 is over 7.2V and will be clear after voltage falls below 7V. The OVP interrupt will be triggered if interrupt enable control bit is set.

If each of the protections including OVP, UVP, SCP is detected, SC2021A can drive isolation MOS off by register setting.

## 8.12 MCU Controller

### 8.12.1 Clock

The SC2021A integrates a 24MHz high frequency clock and a 500kHz low frequency clock. Under normal working condition, high frequency and low frequency clocks work simultaneously. When in sleep mode, only the 500kHz clock works to reduce the power consumption.

### 8.12.2 Modes

The SC2021A supports three operating modes: active mode, standby mode and sleep mode. In active mode, each function module operates normally. In standby mode, MCU stops, each module can be turned on and MCU restarts once any of the interrupts is triggered. In sleep mode, only the 500kHz low frequency clock works, and all other functions are turned off. The quiescent current can be as low as 200  $\mu$ A in sleep mode.

After entering sleep mode, the system can be awakened by interruptions, including GPIO interrupts, DPDM interrupts, watchdog interrupts, and the timer interrupts with the 500kHz clock source.

### 8.12.3 GPIO

GPIO has input/output direction settings, internal pull-up/pull-down resistor settings, and interrupt edge settings.



#### 8.12.4 Interrupts

The IC supports various interrupts, including Timer0 interrupt, Timer1 interrupt, ADC interrupt, I2C interrupts, DPDM interrupts, analog interrupts, WDT interrupt, IOx interrupt.

#### 8.12.5 Timer

The SC2021A integrates two general timers. The clock source can be configured as 24MHz high frequency oscillator or 500kHz low frequency oscillator.

The timer0 is a count-down counter. Counting cycle and clock can be configured by registers. Overflow flag will be set and interrupt will be generated once timer0 counts to the end of cycle.

Timer1 is a count-up counter. The counting cycle and clock can be configured by registers. Overflow flag will be set and an interrupt will be generated once timer1 counts to CCR0 register value. In addition, timer1 could be configured as a PWM output. By default, when timer1 counter counts to CCR0, TMR1 output low. When timer1 counts to CCR1, TM2 output high. The period and duty of PWM output is decided by the value of CCR0 and CCR1.

#### 8.12.6 UART

UART can support Tx function and Rx function. The baud rate can be set from 9600 bit/s to 921600 bit/s.

#### 8.12.7 I2C

The SC2021A contains two I2C interface. One is controlled by hardware and the other is software controlled. For the software controlled I2C, it can be configured as a master interface or a slave interface. If the I2C is a slave one, the slave address is defined by firmware.

For the hardware I2C interface, SC2021A contains 36Byte register for data exchange, which can be accessed by external application processor and internal firmware. The read and write permissions are shown in the following table.

Addr.	I2C		Firmware	
	Write	Read	Write	Read
0x00-0x0F	Available	Available	NA	Available
0x10-0x1F	NA	Available	Available	Available
0x20-0x23	Available	Available	Available	Available

#### 8.12.8 Watchdog

The watchdog is a 16-bit counter with 1000Hz clock source (divided from 500kHz clock). Once the watchdog is enabled, the watchdog counter starts with the value of zero and counts up. The control register WDT\_CTRL can be used to select whether an interrupt or reset signal, or both occurs when the counter overflows (counting to WDT\_INIT).


#### 8.12.9 Programming

The SC2021A can be programmed through I2C interface, CC and DPDM.



PACKAGE


QFN-32 0404 x 0.75



Dimension Table			
Thickness Symbol	W		
	MINIMUM	NOMINAL	MAXIMUM
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	---	0.20 ref	---
b	0.15	0.20	0.25
D	3.95	4.00	4.05
E	3.95	4.00	4.05
e	---	0.40 BSC	---
D2	2.70	2.80	2.9
E2	2.70	2.80	2.90
K	0.20	---	---
L	0.25	0.35	0.45
aaa	0.05		
bbb	0.07		
ccc	0.10		
ddd	0.05		
eee	0.08		
N	32		
ND	8		
NE	8		



Board Layout Example



UNIT: mm